


RAM16X8D

16-Deep by 8-Wide Static Dual Port Synchronous RAM

Architectures Supported

RAM16X8D				
Spartan-II, Spartan-IIE	Macro			
Spartan-3	No			
Virtex, Virtex-E	Macro			
Virtex-II, Virtex-II Pro, Virtex-II Pro X	Macro			
XC9500, XC9500XV, XC9500XL	No			
CoolRunner XPLA3	No			
CoolRunner-II	No			
CoolRunner-IIS	No			



RAM16X8D is a 16-word by 8-bit static dual port random access memory with synchronous write capability. The device has two separate address ports: the read address (DPRA3 – DPRA0) and the write address (A3 – A0). These two address ports are completely asynchronous. The read address controls the location of data driven out of the output pin (DPO7 – DPO0), and the write address controls the destination of a valid write transaction.

When the write enable (WE) is Low, transitions on the write clock (WCLK) are ignored and data stored in the RAM is not affected. When WE is High, any positive transition on WCLK loads the data on the data input (D7 – D0) into the word selected by the 4-bit write address (A3 – A0). For predictable performance, write address and data inputs must be stable before a Low-to-High WCLK transition. This RAM block assumes an active-High WCLK. However, WCLK can be active-High or active-Low. Any inverter placed on the WCLK input net is absorbed into the block.

The initial contents of RAM16X8D cannot be specified directly. See "Specifying Initial Contents of a RAM" in the RAM16X1D section.

Mode selection is shown in the following truth table.

Inputs		Outputs		
WE (mode)	WCLK	D7-D0	SP7-SPO0	DPO7-DPO0
0 (read)	X	X	data_a	data_d
1 (read)	0	X	data_a	data_d
1 (read)	1	X	data_a	data_d
1 (write)	1	D7-D0	D7-D0	data_d
1 (read)	\	X	data_a	data_d

data_a = word addressed by bits A3-A0

data_d = word addressed by bits DPRA3-DPRA0

The SPO output reflects the data in the memory cell addressed by A3 – A0. The DPO output reflects the data in the memory cell addressed by DPRA3 – DPRA0.

The write process is not affected by the address on the read address port.



Usage

For HDL, this design element must be inferred. For information on how to infer RAM, see the XST User Guide.



